Under terms of the agreement, verific's systemverilog and verilog parsers function as the front end to the recently launched powerbaum from baum Powerbaum provides fast and accurate power models. Verific design automation, recognized as the leading supplier of hardware description language parsers used throughout the semiconductor industry, today announced electronic design automation. Verific's systemverilog, vhdl and upf parser platforms are in production and development flows at semiconductor companies worldwide, from emerging companies to established fortune 500 vendors Verific distributes its parser platforms as c++. A longtime customer of verific's verilog and vhdl parsers, s2c upgraded to verific's systemverilog parser and will integrate it into prodigy, its rapid prototyping platform for exploring.
OPEN
